PCI9602 User's Manual

W Beijing ART Technology Development Co., Ltd.

Contents

Chapter 1 Overview 4 Chapter 2 Components Layout Diagram and a Brief Description 6 2.1 The Main Components Layout Diagram 6 2.2 The Function Description for the Main Component 6 2.2.1 Signal Input and Output Connectors 6 2.2.2 Physical ID of DIP Switch 6 2.2.3 Status indicator 7 Chapter 3 Signal Connectors 8 3.1 The Definition of Signal Input and Output Connectors 8 3.2 The Definition of Digital Signal Output Connectors 9 3.3 The Definition of Digital Signal Output Connectors 9 Chapter 4 Connection Mode 11 4.1 AD Input Signal Connection Mode 11 4.1.2 AD Differential Input Connection Mode 11 4.1.2 AD Differential Input Connection Mode 12 4.3 Digital Input Connection Mode 12 4.4 Digital Output Connection Mode 12 4.5 Clock and Trigger Signal Connection. 13 4.6 Multiple-Instrument Synchronization 13 Chapter 5 The Instruction of the AD Trigger Function. 15 5.2 AD External Trigger Mode 15 5.2 LATR Trigger. 15 5.2 LATR Trigger. <th>Contents</th> <th>2</th>	Contents	2
2.1 The Main Components Layout Diagram. 6 2.2 The Function Description for the Main Component. 6 2.2.1 Signal Input and Output Connectors 6 2.2.2 Hysical ID of DIP Switch. 7 Chapter 3 Signal Connectors. 8 3.1 The Definition of Digital Signal Input and Output Connectors. 8 3.1 The Definition of Digital Signal Output Connectors. 9 3.3 The Definition of Digital Signal Output Connectors. 9 3.3 The Definition of Digital Signal Output Connectors. 9 3.3 The Definition of Digital Signal Output Connectors. 9 Chapter 4 Connection Mays for Each Signal. 11 4.1 AD Ingle-ended Input Connection Mode 11 4.1.1 AD Single-ended Input Connection Mode 11 4.1.2 AD Differential Input Connection Mode 12 4.3 Digital Input Connection Mode 12 4.4 Digital Output Connection Mode 12 4.5 Clock and Trigger Signal Connection 13 4.6 Multiple-Instrument Synchronization 13 5.1 AD Internal Trigger Mode 15 5.2.1 ATR Trigger. 15 5.2.2 DTR Trigger Mode 15 5.2.1 ATR Trigger. 15	Chapter 1 Overview	4
2.2 The Function Description for the Main Component 6 2.1 Signal Input and Output Connectors 6 2.2.2 Physical ID of DIP Switch 6 2.2.3 Status indicator 7 Chapter 3 Signal Connectors 8 3.1 The Definition of Signal Input and Output Connectors 8 3.2 The Definition of Digital Signal Output Connectors 9 3.3 The Definition of Digital Signal Output Connectors 9 3.3 The Definition of Digital Signal Output Connectors 9 3.3 The Definition of Digital Signal Output Connectors 9 3.4 The Differential Input Connection Mode 11 4.1 AD Input Signal Connection Mode 11 4.1 AD Differential Input Connection Mode 11 4.1 A Digitel Connection Mode 12 4.3 Digital Input Connection Mode 12 4.4 Digital Output Connection Mode 12 4.5 Clock and Trigger Signal Connection 13 4.6 Multiple-Instrument Synchronization 13 5.1 AD Internal Trigger Mode 15 5.2 AD External Trigger Mode 15 5.2 AD External Trigger Mode 15 5.2 1 ATR Trigger 15 5.2 2 DTR Trigger	Chapter 2 Components Layout Diagram and a Brief Description	6
2.2.1 Signal Input and Output Connectors	2.1 The Main Components Layout Diagram	6
2.2.2 Physical ID of DIP Switch 6 2.2.3 Status indicator. 77 Chapter 3 Signal Connectors 8 3.1 The Definition of Digital Signal Input Connectors 9 3.2 The Definition of Digital Signal Output Connectors 9 3.3 The Definition of Digital Signal Output Connectors 9 3.4 The Definition of Digital Signal Output Connectors 9 Chapter 4 Connection Ways for Each Signal 11 4.1 AD Input Signal Connection Mode 11 4.1.1 AD Single-ended Input Connection Mode 11 4.1.1 AD Single-ended Input Connection Mode 11 4.1.2 AD Differential Input Connection Mode 12 4.3 Digital Input Connection Mode 12 4.4 Digital Output Connection Mode 12 4.5 Clock and Trigger Signal Connection 13 4.6 Multiple-Instrument Synchronization 13 5.1 AD Internal Trigger Mode 15 5.2 AD External Trigger Mode 15 5.2.1 ATR Trigger. 15 5.2.2 DTR Trigger. 17 Chapter 5 Methods of Using AD Internal and External Clock Function 20 6.3 1 AD Continuum and Grouping Sampling Function 20 6.	2.2 The Function Description for the Main Component	6
2.2.3 Status indicator 7 Chapter 3 Signal Connectors 8 3.1 The Definition of Signal Input and Output Connectors 9 3.2 The Definition of Digital Signal Output Connectors 9 3.3 The Definition of Digital Signal Output Connectors 9 Chapter 4 Connection Ways for Each Signal 11 4.1 AD Input Signal Connection Mode 11 4.1.1 AD Single-ended Input Connection Mode 11 4.1.2 AD Differential Input Connection Mode 12 4.3 Digital Input Connection Mode 12 4.3 Digital Input Connection Mode 12 4.4 Digital Output Connection Mode 12 4.5 Clock and Trigger Signal Connection 13 4.6 Multiple-Instrument Synchronization 13 5.1 AD Internal Trigger Mode 15 5.2 AD External Trigger Mode 15 5.2 I ATR Trigger 15 5.2 AD External Trigger Mode 15 5.2 1 ATR Trigger 15 5.2 1 ATR Trigger 15 5.2 1 ATR Trigger 15 6.3 1 AD Continuum and Grouping Sampling Function 20 6.3 1 AD Continuum and Grouping Sampling Function 20 <t< td=""><td>2.2.1 Signal Input and Output Connectors</td><td>6</td></t<>	2.2.1 Signal Input and Output Connectors	6
Chapter 3 Signal Connectors	2.2.2 Physical ID of DIP Switch	6
3.1 The Definition of Signal Input and Output Connectors	2.2.3 Status indicator	7
3.2 The Definition of Digital Signal Input Connectors 9 3.3 The Definition of Digital Signal Output Connectors 9 Chapter 4 Connection Ways for Each Signal 11 4.1 AD Input Signal Connection Mode 11 4.1 AD Input Signal Connection Mode 11 4.1.1 AD Sigle-ended Input Connection Mode 11 4.1.2 AD Differential Input Connection Mode 11 4.2 Analog Output Connection Mode 12 4.3 Digital Input Connection Mode 12 4.4 Digital Output Connection Mode 12 4.5 Clock and Trigger Signal Connection 13 4.6 Multiple-Instrument Synchronization 13 Chapter 5 The Instruction of the AD Trigger Function 15 5.1 AD Internal Trigger Mode 15 5.2.1 ATR Trigger 17 Chapter 6 Methods of Using AD Internal and External Clock Function 20 6.3 Internal Clock Function of AD 20 6.3 LAD Continuum and Grouping Sampling Function 20 6.3.1 AD Continuum and Grouping Sampling Function 20 6.3.1 AD Continuum and Grouping Sampling Function 20 6.3.1 AD Continuum and Grouping Sampling Function 21 Chapter 7 Notes, Calibration and	Chapter 3 Signal Connectors	8
3.3 The Definition of Digital Signal Output Connectors .9 Chapter 4 Connection Ways for Each Signal .11 4.1 AD Input Signal Connection Mode .11 4.1.1 AD Single-ended Input Connection Mode .11 4.1.1 AD Single-ended Input Connection Mode .11 4.1.2 AD Differential Input Connection Mode .11 4.2 Analog Output Connection Mode .12 4.3 Digital Input Connection Mode .12 4.4 Digital Output Connection Mode .12 4.5 Clock and Trigger Signal Connection .13 4.6 Multiple-Instrument Synchronization .13 5.1 AD Internal Trigger Mode .15 5.2 AD External Trigger Mode .15 5.2.1 ATR Trigger .15 5.2.2 DTR Trigger .17 Chapter 6 Methods of Using AD Internal and External Clock Function .20 6.1 Internal Clock Function of AD .20 6.3 Adthods of Using AD Continuum and Grouping Sampling Function .20 6.3 Adthods of Using Sampling Function .20 6.3 Adthods of Using Mapling Function .20 6.3 I AD Continuum ampling Function .20 6.3 Adthods of Using Sampling Function .21	3.1 The Definition of Signal Input and Output Connectors	8
Chapter 4 Connection Ways for Each Signal 11 4.1 AD Input Signal Connection Mode 11 4.1.1 AD Single-ended Input Connection Mode 11 4.1.2 AD Differential Input Connection Mode 11 4.1.2 AD Differential Input Connection Mode 12 4.3 Digital Input Connection Mode 12 4.4 Digital Output Connection Mode 12 4.4 Digital Output Connection Mode 12 4.5 Clock and Trigger Signal Connection 13 4.6 Multiple-Instrument Synchronization 13 Chapter 5 The Instruction of the AD Trigger Function 15 5.1 AD Internal Trigger Mode 15 5.2 AD External Trigger Mode 15 5.2.1 ATR Trigger 15 5.2.2 DTR Trigger 17 Chapter 6 Methods of Using AD Internal and External Clock Function 20 6.1 Internal Clock Function of AD 20 6.2 External Clock Function of AD 20 6.3 Methods of Using AD Continuum and Grouping Sampling Function 21 Chapter 7 Notes, Calibration and Warranty Policy 25 7.1 Notes 25 7.2 Analog Output Calibration 25 7.3 Analog Output Calibration	3.2 The Definition of Digital Signal Input Connectors	9
4.1 AD Input Signal Connection Mode 11 4.1.1 AD Single-ended Input Connection Mode 11 4.1.2 AD Differential Input Connection Mode 12 4.3 Digital Input Connection Mode 12 4.3 Digital Input Connection Mode 12 4.4 Digital Output Connection Mode 12 4.5 Clock and Trigger Signal Connection 13 4.6 Multiple-Instrument Synchronization 13 Chapter 5 The Instruction of the AD Trigger Function. 15 5.1 AD Internal Trigger Mode 15 5.2.1 ATR Trigger 15 5.2.2 DTR Trigger 17 Chapter 6 Methods of Using AD Internal and External Clock Function 20 6.1 Internal Clock Function of AD 20 6.3 Methods of Using AD Continuum and Grouping Sampling Function 20 6.3 AD Continuum Sampling Function 21 Chapter 7 Notes, Calibration and Warranty Policy 25 7.1 Notes 25 7.3 Analog Output Calibration 25 7.3.3 Calibration Test 26	3.3 The Definition of Digital Signal Output Connectors	9
4.1.1 AD Single-ended Input Connection Mode 11 4.1.2 AD Differential Input Connection Mode 11 4.2 Analog Output Connection Mode 12 4.3 Digital Input Connection Mode 12 4.4 Digital Output Connection Mode 12 4.4 Digital Output Connection Mode 12 4.5 Clock and Trigger Signal Connection 13 4.6 Multiple-Instrument Synchronization 13 Chapter 5 The Instruction of the AD Trigger Function 15 5.1 AD Internal Trigger Mode 15 5.2 AD External Trigger Mode 15 5.2.1 ATR Trigger 15 5.2.2 DTR Trigger 17 Chapter 6 Methods of Using AD Internal and External Clock Function 20 6.1 Internal Clock Function of AD 20 6.3 Methods of Using AD Continuum and Grouping Sampling Function 20 6.3 I AD Continuum Sampling Function 21 Chapter 7 Notes, Calibration and Warranty Policy 25 7.1 Notes 25 7.3 Analog Output Calibration 25 7.3.1 Zero-point Calibration 25 7.3.2 Full-scale Calibration 25 7.3.3 Calibration Test 26 <	Chapter 4 Connection Ways for Each Signal	11
4.1.2 AD Differential Input Connection Mode 11 4.2 Analog Output Connection Mode 12 4.3 Digital Input Connection Mode 12 4.4 Digital Output Connection Mode 12 4.4 Digital Output Connection Mode 12 4.5 Clock and Trigger Signal Connection 13 4.6 Multiple-Instrument Synchronization 13 Chapter 5 The Instruction of the AD Trigger Function 15 5.1 AD Internal Trigger Mode 15 5.2 AD External Trigger 15 5.2.1 ATR Trigger 15 5.2.2 DTR Trigger 17 Chapter 6 Methods of Using AD Internal and External Clock Function 20 6.1 Internal Clock Function of AD 20 6.2 External Clock Function of AD 20 6.3 Methods of Using AD Continuum and Grouping Sampling Function 20 6.3 Methods of Using AD Continuum and Grouping Sampling Function 20 6.3.1 AD Continuum Sampling Function 21 Chapter 7 Notes, Calibration and Warranty Policy 25 7.1 Notes 25 7.2 Analog Input Auto-calibration 25 7.3.1 Zero-point Calibration 25 7.3.2 Full-scale Calibration <td< td=""><td>4.1 AD Input Signal Connection Mode</td><td>11</td></td<>	4.1 AD Input Signal Connection Mode	11
4.2 Analog Output Connection Mode124.3 Digital Input Connection Mode124.4 Digital Output Connection Mode124.5 Clock and Trigger Signal Connection134.6 Multiple-Instrument Synchronization13Chapter 5 The Instruction of the AD Trigger Function155.1 AD Internal Trigger Mode155.2 AD External Trigger155.2.1 ATR Trigger155.2.2 DTR Trigger17Chapter 6 Methods of Using AD Internal and External Clock Function206.1 Internal Clock Function of AD206.2 External Clock Function of AD206.3 Methods of Using AD Continuum and Grouping Sampling Function206.3.1 AD Continuum Sampling Function206.3.2 AD Grouping Sampling Function206.3.1 AD Continuum Sampling Function207.1 Notes257.2 Analog Input Auto-calibration257.3 Analog Output Calibration257.3.1 Zero-point Calibration257.3.2 Full-scale Calibration257.3.3 Calibration Test26	4.1.1 AD Single-ended Input Connection Mode	11
4.3 Digital Input Connection Mode124.4 Digital Output Connection Mode124.5 Clock and Trigger Signal Connection134.6 Multiple-Instrument Synchronization13Chapter 5 The Instruction of the AD Trigger Function155.1 AD Internal Trigger Mode155.2 AD External Trigger155.2.1 ATR Trigger155.2.2 DTR Trigger17Chapter 6 Methods of Using AD Internal and External Clock Function206.1 Internal Clock Function of AD206.2 External Clock Function of AD206.3 Methods of Using AD Continuum and Grouping Sampling Function206.3.1 AD Continuum Sampling Function206.3.2 AD Grouping Sampling Function21Chapter 7 Notes257.1 Notes257.2 Analog Input Auto-calibration257.3.1 Zero-point Calibration257.3.2 Full-scale Calibration257.3.3 Calibration Test26	4.1.2 AD Differential Input Connection Mode	11
4.4 Digital Output Connection Mode124.5 Clock and Trigger Signal Connection134.6 Multiple-Instrument Synchronization13Chapter 5 The Instruction of the AD Trigger Function155.1 AD Internal Trigger Mode155.2 AD External Trigger Mode155.2.1 ATR Trigger155.2.2 DTR Trigger17Chapter 6 Methods of Using AD Internal and External Clock Function206.1 Internal Clock Function of AD206.2 External Clock Function of AD206.3 Methods of Using AD Continuum and Grouping Sampling Function206.3.1 AD Continuum Sampling Function206.3.2 AD Grouping Sampling Function21Chapter 7 Notes, Calibration and Warranty Policy257.1 Notes257.3 Analog Output Calibration257.3.1 Zero-point Calibration257.3.3 Calibration Test26	4.2 Analog Output Connection Mode	12
4.5 Clock and Trigger Signal Connection134.6 Multiple-Instrument Synchronization13Chapter 5 The Instruction of the AD Trigger Function155.1 AD Internal Trigger Mode155.2 AD External Trigger Mode155.2.1 ATR Trigger155.2.2 DTR Trigger17Chapter 6 Methods of Using AD Internal and External Clock Function206.1 Internal Clock Function of AD206.2 External Clock Function of AD206.3 Methods of Using AD Continuum and Grouping Sampling Function206.3.1 AD Continuum Sampling Function206.3.2 AD Grouping Sampling Function206.3.1 AD Continuum Sampling Function206.3.2 AD Grouping Sampling Function21Chapter 7 Notes, Calibration and Warranty Policy257.1 Notes257.3 Analog Output Calibration257.3.1 Zero-point Calibration257.3.2 Full-scale Calibration257.3.3 Calibration Test26	4.3 Digital Input Connection Mode	12
4.6 Multiple-Instrument Synchronization13Chapter 5 The Instruction of the AD Trigger Function155.1 AD Internal Trigger Mode155.2 AD External Trigger Mode155.2.1 ATR Trigger.155.2.2 DTR Trigger17Chapter 6 Methods of Using AD Internal and External Clock Function206.1 Internal Clock Function of AD206.2 External Clock Function of AD206.3 Methods of Using AD Continuum and Grouping Sampling Function206.3.1 AD Continuum Sampling Function206.3.2 AD Grouping Sampling Function206.3.1 AD Continuum Sampling Function206.3.2 AD Grouping Sampling Function21Chapter 7 Notes, Calibration and Warranty Policy257.1 Notes257.3 Analog Output Calibration257.3.1 Zero-point Calibration257.3.2 Full-scale Calibration257.3.3 Calibration Test26	4.4 Digital Output Connection Mode	12
Chapter 5 The Instruction of the AD Trigger Function.155.1 AD Internal Trigger Mode.155.2 AD External Trigger Mode.155.2.1 ATR Trigger.155.2.2 DTR Trigger.17Chapter 6 Methods of Using AD Internal and External Clock Function.206.1 Internal Clock Function of AD.206.2 External Clock Function of AD.206.3 Methods of Using AD Continuum and Grouping Sampling Function.206.3.1 AD Continuum Sampling Function.206.3.2 AD Grouping Sampling Function.206.3.2 AD Grouping Sampling Function.21Chapter 7 Notes, Calibration and Warranty Policy.257.1 Notes257.3 Analog Output Calibration.257.3.1 Zero-point Calibration.257.3.2 Full-scale Calibration257.3.3 Calibration Test.26	4.5 Clock and Trigger Signal Connection	13
5.1 AD Internal Trigger Mode.155.2 AD External Trigger Mode.155.2.1 ATR Trigger.155.2.2 DTR Trigger.17Chapter 6 Methods of Using AD Internal and External Clock Function206.1 Internal Clock Function of AD.206.2 External Clock Function of AD.206.3 Methods of Using AD Continuum and Grouping Sampling Function206.3.1 AD Continuum Sampling Function206.3.1 AD Continuum Sampling Function206.3.2 AD Grouping Sampling Function21Chapter 7 Notes, Calibration and Warranty Policy.257.1 Notes257.2 Analog Input Auto-calibration257.3.1 Zero-point Calibration257.3.2 Full-scale Calibration257.3.3 Calibration Test26	4.6 Multiple-Instrument Synchronization	13
5.2 AD External Trigger Mode.155.2.1 ATR Trigger.155.2.2 DTR Trigger17Chapter 6 Methods of Using AD Internal and External Clock Function.206.1 Internal Clock Function of AD.206.2 External Clock Function of AD.206.3 Methods of Using AD Continuum and Grouping Sampling Function206.3.1 AD Continuum Sampling Function206.3.2 AD Grouping Sampling Function21Chapter 7 Notes, Calibration and Warranty Policy257.1 Notes257.2 Analog Input Auto-calibration257.3 Analog Output Calibration257.3.1 Zero-point Calibration257.3.2 Full-scale Calibration257.3.3 Calibration Test26	Chapter 5 The Instruction of the AD Trigger Function	15
5.2.1 ATR Trigger.155.2.2 DTR Trigger.17Chapter 6 Methods of Using AD Internal and External Clock Function206.1 Internal Clock Function of AD.206.2 External Clock Function of AD.206.3 Methods of Using AD Continuum and Grouping Sampling Function206.3.1 AD Continuum Sampling Function206.3.2 AD Grouping Sampling Function21Chapter 7 Notes, Calibration and Warranty Policy.257.1 Notes257.2 Analog Input Auto-calibration257.3 Analog Output Calibration257.3.1 Zero-point Calibration257.3.2 Full-scale Calibration257.3.3 Calibration Test26	5.1 AD Internal Trigger Mode	15
5.2.2 DTR Trigger17Chapter 6 Methods of Using AD Internal and External Clock Function206.1 Internal Clock Function of AD206.2 External Clock Function of AD206.3 Methods of Using AD Continuum and Grouping Sampling Function206.3.1 AD Continuum Sampling Function206.3.2 AD Grouping Sampling Function21Chapter 7 Notes, Calibration and Warranty Policy257.1 Notes257.2 Analog Input Auto-calibration257.3 Analog Output Calibration257.3.1 Zero-point Calibration257.3.2 Full-scale Calibration257.3.3 Calibration Test26	5.2 AD External Trigger Mode	15
Chapter 6 Methods of Using AD Internal and External Clock Function206.1 Internal Clock Function of AD206.2 External Clock Function of AD206.3 Methods of Using AD Continuum and Grouping Sampling Function206.3.1 AD Continuum Sampling Function206.3.2 AD Grouping Sampling Function21Chapter 7 Notes, Calibration and Warranty Policy257.1 Notes257.2 Analog Input Auto-calibration257.3 Analog Output Calibration257.3.1 Zero-point Calibration257.3.2 Full-scale Calibration257.3.3 Calibration Test26	5.2.1 ATR Trigger	15
6.1 Internal Clock Function of AD.206.2 External Clock Function of AD.206.3 Methods of Using AD Continuum and Grouping Sampling Function206.3.1 AD Continuum Sampling Function206.3.2 AD Grouping Sampling Function21Chapter 7 Notes, Calibration and Warranty Policy257.1 Notes257.2 Analog Input Auto-calibration257.3 Analog Output Calibration257.3.1 Zero-point Calibration257.3.2 Full-scale Calibration257.3.3 Calibration Test26	5.2.2 DTR Trigger	17
6.2 External Clock Function of AD.206.3 Methods of Using AD Continuum and Grouping Sampling Function206.3.1 AD Continuum Sampling Function206.3.2 AD Grouping Sampling Function21Chapter 7 Notes, Calibration and Warranty Policy257.1 Notes257.2 Analog Input Auto-calibration257.3 Analog Output Calibration257.3.1 Zero-point Calibration257.3.2 Full-scale Calibration257.3.3 Calibration Test26	Chapter 6 Methods of Using AD Internal and External Clock Function	20
6.3 Methods of Using AD Continuum and Grouping Sampling Function206.3.1 AD Continuum Sampling Function206.3.2 AD Grouping Sampling Function21Chapter 7 Notes, Calibration and Warranty Policy257.1 Notes257.2 Analog Input Auto-calibration257.3 Analog Output Calibration257.3.1 Zero-point Calibration257.3.2 Full-scale Calibration257.3.3 Calibration Test26	6.1 Internal Clock Function of AD	20
6.3.1 AD Continuum Sampling Function206.3.2 AD Grouping Sampling Function21Chapter 7 Notes, Calibration and Warranty Policy257.1 Notes257.2 Analog Input Auto-calibration257.3 Analog Output Calibration257.3.1 Zero-point Calibration257.3.2 Full-scale Calibration257.3.3 Calibration Test26	6.2 External Clock Function of AD	20
6.3.2 AD Grouping Sampling Function21Chapter 7 Notes, Calibration and Warranty Policy257.1 Notes257.2 Analog Input Auto-calibration257.3 Analog Output Calibration257.3.1 Zero-point Calibration257.3.2 Full-scale Calibration257.3.3 Calibration Test26	6.3 Methods of Using AD Continuum and Grouping Sampling Function	20
Chapter 7 Notes, Calibration and Warranty Policy257.1 Notes257.2 Analog Input Auto-calibration257.3 Analog Output Calibration257.3.1 Zero-point Calibration257.3.2 Full-scale Calibration257.3.3 Calibration Test26	6.3.1 AD Continuum Sampling Function	20
7.1 Notes257.2 Analog Input Auto-calibration257.3 Analog Output Calibration257.3.1 Zero-point Calibration257.3.2 Full-scale Calibration257.3.3 Calibration Test26	6.3.2 AD Grouping Sampling Function	21
7.2 Analog Input Auto-calibration257.3 Analog Output Calibration257.3.1 Zero-point Calibration257.3.2 Full-scale Calibration257.3.3 Calibration Test26	Chapter 7 Notes, Calibration and Warranty Policy	25
7.3 Analog Output Calibration257.3.1 Zero-point Calibration257.3.2 Full-scale Calibration257.3.3 Calibration Test26	7.1 Notes	25
7.3.1 Zero-point Calibration257.3.2 Full-scale Calibration257.3.3 Calibration Test26	7.2 Analog Input Auto-calibration	25
7.3.2 Full-scale Calibration 25 7.3.3 Calibration Test 26	7.3 Analog Output Calibration	25
7.3.3 Calibration Test	7.3.1 Zero-point Calibration	25
	7.3.2 Full-scale Calibration	25
7.4 Warranty Policy	7.3.3 Calibration Test	26
	7.4 Warranty Policy	26
Products Rapid Installation and Self-check	Products Rapid Installation and Self-check	27
Rapid Installation	Rapid Installation	27

PCI9602 Data Acquisition	V6.012
Self-check	
Delete Wrong Installation	

Chapter 1 Overview

In the fields of Real-time Signal Processing, Digital Image Processing and others, high-speed and high-precision data acquisition modules are demanded. ART PCI9602 data acquisition module, which brings in advantages of similar products that produced in China and other countries, is convenient for use, high cost and stable performance.

ART PCI9602 is a data acquisition module based on PCI bus. It can be directly inserted into IBM-PC/AT or a computer which is compatible with PCI9602 to constitute the laboratory, product quality testing center and systems for different areas of data acquisition, waveform analysis and processing. It may also constitute the monitoring system for industrial production process.

Unpacking Checklist

Check the shipping carton for any damage. If the shipping carton and contents are damaged, notify the local dealer or sales for a replacement. Retain the shipping carton and packing material for inspection by the dealer.

Check for the following items in the package. If there are any missing items, contact your local dealer or sales.

- PCI9602 Data Acquisition Board
- ART Disk
 - a) user's manual (pdf)
 - b) drive
 - c) catalog
- Warranty Card

FEATURES

Analog Input

- Converter Type: AD7663
- ➢ Input Range: ±10V, ±5V, ±2.5, 0~10V, 0~5V
- ➢ 16-bit resolution
- Sampling Rate: up to 250KS/s

Note: each channel actual sampling rate = sampling rate/the number of sampling channels

- Frequency division formula= master frequency / the number of frequency division, the master frequency =40MHz, 32-bit frequency division, and the number of frequency division from 160 to 40000000.
- Analog Input Mode: 32SE/16DI
- > Data Read Mode: non-empty, half-full inquiry, DMA and interrupt mode
- Memory Depth: 16K word (point) FIFO memory
- Memory Signs: full, non-empty, half-full
- > AD Mode: continuum sampling, grouping sampling
- ▶ Group Interval: software-configurable, minimum value is sampling period, maximum value is 419430µs
- > Loops of Group: software-configurable, minimum value is one time, maximum value is 65535 times
- Clock Source: external clock, internal clock (software-configurable)
- > The Frequency of the Board Clock: the current actual sampling frequency of the AD
- > Trigger Mode: software trigger, hardware trigger (external trigger)
- > Trigger Type: level trigger, edge trigger

- Trigger Direction: negative, positive, either positive or negative trigger
- > Trigger Source: ATR (analog trigger) and DTR (digital trigger)
- ➢ ATR Input Range: -10∼+10V
- > DTR Input Range: standard TTL level
- ➢ Trigger Level: -10∼+10V
- ► AD Conversion Time: $\leq 10 \mu s$
- > AD Calibration: software automatic calibration
- Programmable Gain: 1, 2, 4, 8 (AD8251 default) or 1, 2, 5, 10 (AD8250) or 1, 10, 100, 1000 (AD8253)
- > Analog Input Impedance: $10M\Omega$
- Amplifier Set-up Time: 785ns(0.001%)(max)
- Non-linear error: ±3LSB(Maximum)
- System Measurement Accuracy: 0.01%
- ➢ Operating Temperature Range:0℃~55℃
- ➤ Storage Temperature Range: -20°C~70°C

Analog Output

- ➢ Converter Type: AD5724
- ➢ Input Range: 0~5V, 0~10V, 0~10.8V, ±5V, ±10V, ±10.8V
- ➤ 12-bit resolution
- ➢ Set-up Time: 10µs
- > DA Calibration: software calibration
- Non-linear error: ±1LSB(Maximum)
- Channel No.: 4 channels
- ➢ Output Error (full-scale): ± 1LSB
- ➢ Operating Temperature Range:0℃~55℃
- ➢ Storage Temperature Range: −20°C~70°C

Digital Input

- Channel No.: 16-channel
- Electric Standard: TTL compatible
- ▶ High Voltage: $\geq 2V$
- ► Low Voltage: $\leq 0.8V$

Digital Output

- Channel No.: 16-channel
- > Electrical Standard: TTL compatible
- ▶ High Voltage: \geq 3.8V
- ▶ Low Voltage: ≤ 0.44 V
- Power-on Reset

Other Features

Board Clock Oscillation: 40MHz Dimension: 136.6mm (L)* 108.23mm (w)

Chapter 2 Components Layout Diagram and a Brief Description



2.1 The Main Components Layout Diagram

2.2 The Function Description for the Main Component

2.2.1 Signal Input and Output Connectors

CN1: analog signal input/output connectorP1: digital signal input portP2: digital signal output port

2.2.2 Physical ID of DIP Switch

DID1: Set physical ID number. When the PC is installed more than one PCI9602, you can use the DIP switch to set a physical ID number for each board, which makes it very convenient for users to distinguish and visit each board in the progress of the hardware configuration and software programming. The following four-place numbers are expressed by

the binary system: When DIP switch points to "ON", that means "1", and when it points to the other side, that means "0." As they are shown in the following diagrams: place "ID3" is the high bit."ID0" is the low bit, and the black part in the diagram represents the location of the switch. (Test software of the company often uses the logic ID management equipments and at this moment the physical ID DIP switch is invalid. If you want to use more than one kind of the equipments in one and the same system at the same time, please use the physical ID as much as possible).




The above chart shows"1111", so it means that the physical ID is 15.

ID3 ID2 ID1 ID0

0	DN			
	1	2	3	4
	-	2	5	-

The above chart shows"0111", so it means that the physical ID is 7.



The above chart shows"0101", so it means that the physical ID is 5.

ID3	ID2	ID1	ID0	Physical ID (Hex)	Physical ID (Dec)
OFF (0)	OFF (0)	OFF (0)	OFF (0)	0	0
OFF (0)	OFF (0)	OFF (0)	ON (1)	1	1
OFF (0)	OFF (0)	ON (1)	OFF (0)	2	2
OFF (0)	OFF (0)	ON (1)	ON (1)	3	3
OFF (0)	ON (1)	OFF (0)	OFF (0)	4	4
OFF (0)	ON (1)	OFF (0)	ON (1)	5	5
OFF (0)	ON (1)	ON (1)	OFF (0)	6	6
OFF (0)	ON (1)	ON (1)	ON (1)	7	7
ON (1)	OFF (0)	OFF (0)	OFF (0)	8	8
ON (1)	OFF (0)	OFF (0)	ON (1)	9	9
ON (1)	OFF (0)	ON (1)	OFF (0)	Α	10
ON (1)	OFF (0)	ON (1)	ON (1)	В	11
ON (1)	ON (1)	OFF (0)	OFF (0)	С	12
ON (1)	ON (1)	OFF (0)	ON (1)	D	13
ON (1)	ON (1)	ON (1)	OFF (0)	Е	14
ON (1)	ON (1)	ON (1)	ON (1)	F	15

2.2.3 Status indicator

+5VD: 5V digital power indicator, on for normal.

ADRead: reading FIFO indicator, on for reading.

OVER: FIFO overflow indicator, on for overflow.

Chapter 3 Signal Connectors

3.1 The Definition of Signal Input and Output Connectors

CN1: 50-pin D-type definition

				\sim)	
AI1	50	\subseteq		· اس	25	AI0
AI3	49			- 0	24	AI2
AI5	48			- 0	23	AI4
AI7	47			- 0	22	AI6
AI9	46			- 0	21	AI8
AI11	45			о —	20	AI10
AI13	44			- 0	19	AI12
AI15	43			Ľ	18	AI14
AI17	42			- 0	17	AI16
AI19	41			- 0	16	AI18
AI21	40			<u> </u>	15	AI20
AI23	39			Ĺ	14	AI22
AI25	38			~ ~	13	AI24
AI27	37			ŏ	12	AI26
AI29	36			<u> </u>	11	AI28
AI31	35			Ľ	10	AI30
AGND	34			о —	9	AGND
AO1	33			- 0	8	AO0
AO3	32			- -	7	AO2
AGND	31			- 0	6	AGND
AGND	30			- 0	5	ATR
AGND	29			_	4	AGND
DGND	28			- 0	3	DGND
DGND	27			_	2	DTR
CLKIN	26			Ĺ	1	<u>CLKOU</u> T
			$ \subseteq $			
				\sim	,	

Pin definition about AD:

Pin name	Туре	Pin function definition	
AI0~AI31	Input	Analog input, reference ground is AGND.	
AO0~AO3	Output	Analog output, reference ground is AGND.	
AGND	GND	Analog ground. This AGND pin should be connected to the system's AGND plane.	
DGND	GND	Digital ground. Ground reference for Digital circuitry.	

CLKIN	Input	External clock input, please use DGND as reference ground.	
CLKOUT	Output	Internal clock output, DGND for reference ground.	
ATR	Input	Analog trigger signal input, choose AGND as reference ground.	
DTR	Input	Digital trigger signal input, choose GND as reference ground.	

3.2 The Definition of Digital Signal Input Connectors

P1: 20-pin definition

DI0	1	2	DI1
DI2	3	4	DI3
DI4	5	6	DI5
DI6	7	8	DI7
DI8	9	10	DI9
DI10	11	12	DI11
DI12	13	14	DI13
DI14	15	16	DI15
DGND	17	18	DGND
DGND	19	20	DGND

Each pin function is defined in the table:

Pin Name	Pin Feature	Pin function definition
DI0~DI15	Input	Digital input, choose the DGND as reference ground.
DGND	GND	Digital ground

3.3 The Definition of Digital Signal Output Connectors

P2: 20-pin definition

DO0	1	2	DO1
DO2	3	4	DO3
DO4	5	6	DO5
DO6	7	8	DO7
DO8	9	10	DO9
DO10	11	12	DO11
DO12	13	14	DO13
DO14	15	16	DO15
DGND	17	18	DGND
DGND	19	20	DGND

Each pin function is defined in the table:


Pin Name	Pin Feature	Pin function definition
DO0~DO15	Output	Digital output, choose the DGND as reference ground.
DGND	GND	Digital ground

Chapter 4 Connection Ways for Each Signal

4.1 AD Input Signal Connection Mode

4.1.1 AD Single-ended Input Connection Mode

Single-ended mode can achieve a signal input by one channel, and several signals use the common reference ground. This mode is widely applied in occasions of the small interference and relatively many channels.



4.1.2 AD Differential Input Connection Mode

Differential input mode uses positive and negative channels to input a signal. This mode is mostly used when biggish interference happens and the channel numbers are few. Single-ended/differential input mode can be set by the software, please refer to PCI9602 software manual.

According to the diagram below, PCI9602 board can be connected as analog voltage double-ended input mode, which can effectively suppress common-mode interference signal to improve the accuracy of acquisition. Positive side of the 16-channel analog input signal is connected to AI0~AI15, the negative side of the analog input signal is connected to AI0~AI15, the negative side of the analog input signal is connected to AI0~AI15, the negative side of the analog input signal is connected to AI0~AI15.






Figure 4.2 .differential input connection


4.2 Analog Output Connection Mode




4.3 Digital Input Connection Mode



4.4 Digital Output Connection Mode




4.5 Clock and Trigger Signal Connection




4.6 Multiple-Instrument Synchronization

Three methods can realize the synchronization for the PCI9602, the first method is using the cascade master-slave card, the second one is using the common external trigger, and the last one is using the common external clock.


When using master-slave cascade card programs, the master card generally uses the internal clock source model, while the slave card uses the external clock source mode. After the master card and the slave card are initialized according to the corresponding clock source mode. At first, start all the slave cards, as the main card has not been activated and there is no output clock signal, so the slave card enters the wait state until the main card was activated. At this moment, the multi-card synchronization has been realized. When you need to sample more than channels of a card, you could consider using the multi-card cascaded model to expand the number of channels.



When using the common external trigger, please make sure all parameters of different PCI9602 are the same. At first, configure hardware parameters, and use analog or digital signal triggering (ATR or DTR), then connect the signal that will be sampled by PCI9602, input triggering signal from ART pin or DTR pin, then click "Start Sampling" button, at this time, PCI9602 does not sample any signal but waits for external trigger signal. When each module is waiting for external trigger signal, use the common external trigger signal to startup modules, at last, we can realize synchronization data acquisition in this way. See the following figure:



When using the common external clock trigger, please make sure all parameters of different PCI9602 are the same. At first, configure hardware parameters, and use external clock, then connect the signal that will be sampled by PCI9602, input trigger signal from ART pin or DTR pin, then click "Start Sampling" button, at this time, PCI9602 does not sample any signal, but wait for external clock signal. When each module is waiting for external clock signal, use the common external clock signal to startup modules, at last, we realize synchronization data acquisition in this way. See the following figure:




Chapter 5 The Instruction of the AD Trigger Function

5.1 AD Internal Trigger Mode

When AD is in the initialization, if the AD hardware parameter ADPara. TriggerMode = PCI9602_TRIGMODE_SOFT, we can achieve the internal trigger acquisition. In this function, when calling the StartDeviceProAD function, it will generate AD start pulse, AD immediately access to the conversion process and not wait for the conditions of any other external hardware. It also can be interpreted as the software trigger.

As for the specific process, please see the figure below, the cycle of the AD work pulse is decided by the sampling frequency.



5.2 AD External Trigger Mode

When AD is in the initialization, if the AD hardware parameter ADPara.TriggerMode = PCI9602_TRIGMODE_POST, we can achieve the external trigger acquisition. In this function, when calling the StartDeviceProAD function, AD will not immediately access to the conversion process but wait for the external trigger source signals accord with the condition, then start converting the data. It also can be interpreted as the hardware trigger. Trigger source includes the DTR (Digital Trigger Source) and ATR (Analog Trigger Source).

5.2.1 ATR Trigger

When the trigger signal is the analog signal, using the ATR trigger source. Trigger level needs to be set when using the ATR trigger source, VO0's output voltages of DA codetermines the trigger level, trigger level is -10V~+10V. There are two trigger types: edge trigger and level trigger





Figure 5.2 Analog compare

The trigger modes include the edge trigger and level trigger.

(1) Edge trigger function

Edge trigger is to capture the characteristics of the changes between the trigger source signal and the trigger level signal to trigger AD conversion. When TriggerType=PCI9602_TRIGTYPE_EDGE, it is the edge trigger type.

When ADPara.TriggerDir = PCI9602_TRIGDIR_NEGATIVE, choose the trigger mode as the falling edge trigger. That is, when the ATR trigger signal is on the falling edge, AD will immediately access to the conversion process, and its follow-up changes have no effect on AD acquisition.






When ADPara.TriggerDir = PCI9602_TRIGDIR_POSITIVE, choose the trigger mode as rising edge trigger. That is, when the ATR trigger signal is on the rising edge, AD will immediately access to the conversion process, and its follow-up changes have no effect on AD acquisition.

When ADPara.TriggerDir = PCI9602_TRIGDIR_POSIT_NEGAT, choose the trigger mode as rising or falling edge trigger. That is, when the ATR trigger signal is on the rising or falling edge, AD will immediately access to the conversion process, and its follow-up changes have no effect on AD acquisition. This function can be used in the case that the acquisition will occur if the exoteric signal changes.

(2) Triggering level function

Level trigger is to capture the condition that trigger signal is higher or lower than the trigger level to trigger AD conversion. When ADPara.TriggerType =PCI9602_TRIGTYPE_PULSE, it is level trigger type.

When ADPara.TriggerDir = PCI9602_TRIGDIR_NEGATIVE, AD is in the conversion process if the ATR is lower than the trigger level. And AD conversion will automatically stop if the ATR is higher than the trigger level. AD's work status changes with changes of ATR.



When ADPara.TriggerDir = PCI9602_TRIGDIR_POSITIVE, AD is in the conversion process if the ATR is higher than the trigger level. And AD conversion will automatically stop if the ATR is lower than the trigger level. AD's work status changes with changes of ATR.

When ADPara.TriggerDir = PCI9602_TRIGDIR_POSIT_NEGAT, it means the trigger level is low. The effect is the same as the internal software trigger.

5.2.2 DTR Trigger

When the trigger signal is the digital signal (standard TTL-level), using the DTR trigger source.

(1) Edge trigger function

Edge trigger is to capture the characteristics of the changes between the trigger source signal and the trigger level signal to trigger AD conversion.

When ADPara.TriggerDir = PCI9602_TRIGDIR_NEGATIVE, choose the trigger mode as the falling edge trigger. That is, when the DTR trigger signal is on the falling edge, AD will immediately access to the conversion process, and its follow-up changes have no effect on AD acquisition.




Figure 5.5 Falling edge Trigger

When ADPara.TriggerDir = PCI9602_TRIGDIR_POSITIVE, choose the trigger mode as rising edge trigger. That is, when the DTR trigger signal is on the rising edge, AD will immediately access to the conversion process, and its follow-up changes have no effect on AD acquisition.

When ADPara.TriggerDir = PCI9602_TRIGDIR_POSIT_NEGAT, choose the trigger mode as rising or falling edge trigger. That is, when the DTR trigger signal is on the rising or falling edge, AD will immediately access to the conversion process, and its follow-up changes have no effect on AD acquisition. This function can be used in the case that the acquisition will occur if the exoteric signal changes.

(2) Triggering level function

Level trigger is to capture the condition that trigger signal is higher or lower than the trigger level to trigger AD conversion.

When ADPara.TriggerDir = PCI9602_TRIGDIR_NEGATIVE, it means the trigger level is low. When DTR trigger signal is in low level, AD is in the conversion process, once the trigger signal is in the high level, AD conversion will automatically stop, when the trigger signal is in the low level again, AD will re-access to the conversion process, that is, only converting the data when the trigger signal is in the low level.




Figure 5.6 High Level Trigger

When ADPara.TriggerDir = PCI9602_TRIGDIR_POSITIVE, it means the trigger level is high. When DTR trigger signal is in high level, AD is in the conversion process, once the trigger signal is in the low level, AD conversion will automatically stop, when the trigger signal is in the high level again, AD will re-access to the conversion process, that is, only converting the data when the trigger signal is in the high level.

When ADPara.TriggerDir = PCI9602_TRIGDIR_POSIT_NEGAT, it means the trigger level is low or high. The effect is the same as the internal software trigger.

Chapter 6 Methods of Using AD Internal and External Clock Function

6.1 Internal Clock Function of AD

Internal Clock Function refers to the use of on-board clock oscillator and the clock signals which are produced by the user-specified frequency to trigger the AD conversion regularly. To use the clock function, the hardware parameters ADPara.ClockSource = PCI9602 _CLOCKSRC_IN should be installed in the software. The frequency of the clock in the software depends on the hardware parameters ADPara.Frequency. For example, if Frequency = 100000, that means AD work frequency is 100000Hz (that is, 100 KHz, 10 μ s /point).

6.2 External Clock Function of AD

External Clock Function refers to the use of the outside clock signals to trigger the AD conversion regularly. The clock signals are provide by the CLKIN pin of the CN1 connector. The outside clock can be provided by PCI9602 clock output (CLKOUT of CN1), as well as other equipments, for example clock frequency generators. To use the external clock function, the hardware parameters ADPara.ClockSource = PCI9602_CLOCKSRC_OUT should be installed in the software. The clock frequency depends on the frequency of the external clock, and the clock frequency on-board (that is, the frequency depends on the hardware parameters ADPara.Frequency) only functions in the packet acquisition mode and its sampling frequency of the AD is fully controlled by the external clock frequency.

6.3 Methods of Using AD Continuum and Grouping Sampling Function

6.3.1 AD Continuum Sampling Function

The continuous acquisition function means the sampling periods for every two data points are completely equal in the sampling process of AD, that is, completely uniform speed acquisition, without any pause, so we call that continuous acquisition.

To use the continuous acquisition function, the hardware parameters ADPara.ADMode = PCI9602 _ADMODE_SEQUENCE should be installed in the software. For example, in the internal clock mode, hardware parameters ADPara.Frequency = 100000 (100 KHz) should be installed, and 10 microseconds after the AD converts the first data point, the second data point conversion starts, and then 10 microseconds later the third data point begins to convert, and so on.

The formula for calculating the external signal frequency is as follows:

Under the internal clock mode:

External signal frequency = AD sampling frequency / (cycle signal points * the total number of channels) External signal cycle= 1/ external signal frequency Under the external clock mode:

External signal frequency = AD sampling frequency / (cycle signal points * the total number of channels) External signal cycle= 1/ external signal frequency




Figure 6.1 continuous acquisition in internal clock

Note: a-- sample cycle

6.3.2 AD Grouping Sampling Function

Grouping acquisition (pseudo-synchronous acquisition) function refers to the sampling clock frequency conversion among the channels of the group in the AD sampling process, and also a certain waiting time exists between every two groups, this period of time is known as the Group Interval. Loops of group refer to numbers of the cycle acquisition for each channel in the same group. In the internal clock mode and the fixed-frequency external clock mode, the time between the groups is known as group cycle. The conversion process of this acquisition mode as follows: a short time stop after the channels conversion in the group (that is, Group Interval), and then converting the next group, followed by repeated operations in order, so we call it grouping acquisition.

The purpose of the application of the grouping acquisition is that: at a relatively slow frequency, to ensure that all of the time difference between channels to become smaller in order to make the phase difference become smaller, thus to ensure the synchronization of the channels, so we also say it is the pseudo-synchronous acquisition function. In a group, the higher the sampling frequency is, the longer Group Interval is, and the better the relative synchronization signal is. The sampling frequency in a group depends on ADPara. Frequency, Loops of group depends on ADPara.LoopsOfGroup, the Group Interval depend on ADPara. Group Interval.

Based on the grouping function, it can be divided into the internal clock mode and the external clock mode. Under the internal clock mode, the group cycle is decided by the internal clock sampling period, the total number of sampling channels, Loops of group and Group Interval together. In each cycle of a group, AD only collects a set of data. Under the external clock mode, external clock cycle \geq internal clock sampling cycle \times the total number of sampling channels \times Loops of group + AD chip conversion time, AD data acquisition is controlled and triggered by external clock. The external clock mode is divided into fixed frequency external clock mode and unfixed frequency external clock mode. Under the fixed frequency external clock mode, the group cycle is the sampling period of the external clock.

The formula for calculating the external signal frequency is as follows:

Under the internal clock mode: Group Cycle = the internal clock sampling period × the total number of sample channels × Loops of group + AD chips conversion time + Group Interval External signal cycle = (cycle signal points / Loops of group) × Group Cycle External signal frequency = 1 / external signal cycle Under the external clock mode: (a fixed-frequency external clock) Group Cycle = external clock cycle External signal cycle = (cycle signal points / Loops of group) × Group Cycle External signal cycle = (cycle signal points / Loops of group) × Group Cycle External signal frequency = 1 / external signal cycle Formula Notes: The internal sampling clock cycle = 1 / (AD Para. Frequency) The total number of sampling channels = AD Para. Last Channel – AD Para. First Channel + 1 Loops of group == ADPara.LoopsOfGroup AD Chips conversion time = see "AD Analog Input Function" parameter

Crear Internal = AD Dara Crear Internal

Group Interval = AD Para. Group Interval

Signal Cycle Points = with the display of the waveform signal in test procedures, we can use the mouse to measure the signal cycle points.

Under the internal clock mode, for example, sample two-channel 0, 1, and then 0 and 1 become a group. Sampling frequency (Frequency) = 100000Hz (cycle is 10μ s), Loops of group is 1, Group Interval = 50μ s, then the acquisition process is to collect a set of data first, including a data of channel 0 and a data of channel 1. We need 10μ s to sample the two data, 20μ s to convert the data from the two channels. After the conversion time of an AD chip, AD will automatically cut-off to enter into the waiting state until the 50μ s group interval ends. We start the next group, begin to convert the data of channel 0 and 1, and then enter into the waiting state again, and the conversion is going on in this way, as the diagram following shows:




Figure 6.1 Grouping Sampling which grouping cycle No is 1 under the Internal Clock Mode

Note: a— internal clock sample cycle b— AD chips conversion time c—Group Interval d— group cycle Change the loops of group into 2, then the acquisition process is to collect the first set of data, including two data of channel 0 and two data of channel 1, the conversion order is 0,1,0,1. We need 10µs to sample each of the four data. After the conversion time of an AD chip, AD will automatically stop to enter into the waiting state until the 50µs Group Interval ends. We start the next group, begin to convert the data of channel 0 and 1, and then enter into the waiting state again, and the conversion is going on in this way, as the diagram following shows:




Figure 6.2 Grouping Sampling which grouping cycle No is 2 under the Internal Clock Mode

Notes: a— internal clock sample cycle b— AD chips conversion time c—Group Interval d— group cycle

Under the external clock mode, the requirement is: the external clock cycle \geq the internal clock sampling period \times the total number of sampling channels \times Loops of group + AD chip conversion time, otherwise, the external clock appearing in the group conversion time will be ignored.

Under the fixed-frequency external clock mode, for example, when sampling data of two-channel 0, 1, then channel 0 and channel 1 consist of a group. Sampling frequency (Frequency) = 100000Hz (the cycle is 10μ s), Loops of group is 2, then the acquisition process is to collect the first set of data, including two data of channel 0 and two data of channel 1, the order of conversion 0,1,0,1, We need 10μ s to sample the four data and 40μ s to convert of the four data. After the conversion time of an AD chip, AD will automatically stop to enter into the waiting state until the next edge of the external clock triggers AD to do the next acquisition, and the conversion is going on in this way, as the diagram following shows:




Figure 6.3 Grouping sampling under the fixed frequency external clock mode

Notes: a— internal clock sample cycle b—AD chips conversion time d—group cycle (external clock cycle)

Under an unfixed-frequency external clock mode, for example, the grouping sampling principle is the same as that of the fixed-frequency external clock mode. Under this mode, users can control any channel and any number of data. Users will connect the control signals with the clock input of the card (CLKIN), set the sampling channels and Loops of group. When there are external clock signals, it will sample the data which is set by users. Because the external clock frequency is not fixed, the size of external clock cycle is inconsistent but to meet: the external clock cycle \geq the internal clock sampling period × the total number of sampling channels × Loops of group + AD chip conversion time, , otherwise, the external clock edge appearing in the group conversion time will be ignored.




Figure 6.4 Grouping sampling under the not fixed frequency external clock mode

Note: a— internal clock sample cycle b—AD chips conversion time

Chapter 7 Notes, Calibration and Warranty Policy

7.1 Notes

In our products' packing, user can find a user manual, a PCI9602 module and a quality guarantee card. Users must keep quality guarantee card carefully, if the products have some problems and need repairing, please send products together with quality guarantee card to ART, we will provide good after-sale service and solve the problem as quickly as we can.

When using PCI9602, in order to prevent the IC (chip) from electrostatic harm, please do not touch IC (chip) in the front panel of PCI9602 module.

7.2 Analog Input Auto-calibration

By using the auto-calibration feature of the PCI9602, the calibration software can measure and correct almost all the calibration errors without any external signal connections, reference voltages, or measurement de-vices.

Automatic calibration is complete, the calibration constants are stored in EEPROM. The default calibration constants are stored in fixed storage area.

Time and temperature will affect the error, so when install PCI9602 in the new environment, we should recalibrate it.

NOTE: before auto-calibration procedure starts, it is recommended to warn up the card for at least 15 minutes. Do not connect the external signal to the PCI8504, and remove the signal cable that connects with the SCSI interface.

7.3 Analog Output Calibration

We need multimeter to calibrate the zero-point and full-scale for the DA software calibration function. The following take the $0 \sim 5V$ range of the AO0 channel for example, the other ranges and the channels are the similar.

7.3.1 Zero-point Calibration

Click "Start Calibration" button, and select AO0, 0~5000mV, then click the "Zero-point calibration" button to see whether the multimeter is 0.000. If the reading is 0.000, the zero-point calibration is finished; if the reading is not 0.000, we can write an integer value from 0 to 255 to the "Calibration Value" text box, we can also use the scroll bar to increase or decrease the calibration values to make the output measurement value becomes 0.000.

7.3.2 Full-scale Calibration

After the zero-point calibration is completed, click on "Full-scale Calibration" button to see whether the multimeter is full-scale value 4.998V. If it is 4.998V, we need not calibrate the full-scale; if not 4.998V, we can also use the scroll bar

to increase or decrease the calibration values to make the output measurement value becomes 4.998V.

7.3.3 Calibration Test

After we complete the zero-point and full-scale calibration, click on the "Stop Calibration" button to start the calibration test.

Select 0~5000mV range, set the output voltage values or code values (from [0 to 4095]), we can also use the scroll bar to change the output value, and then use the multimeter to measure the output value, the measured value should be the same as the value is set.

7.4 Warranty Policy

Thank you for choosing ART. To understand all the after-sales services we offer, please read the following carefully.

1. Before using ART's products please read the user manual and follow the instructions exactly. When sending in damaged products for repair, please attach an RMA application form which can be downloaded from: www.art-control.com.

2. All ART products come with a limited two-year warranty:

- > The warranty period starts on the day the product is shipped from ART's factory
- For products containing storage devices (hard drives, flash cards, etc.), please back up your data before sending them for repair. ART is not responsible for any loss of data.
- Please ensure the use of properly licensed software with our systems. ART does not condone the use of pirated software and will not service systems using such software. ART will not be held legally responsible for products shipped with unlicensed software installed by the user.
- 3. Our repair service is not covered by ART's guarantee in the following situations:
- > Damage caused by not following instructions in the User's Manual.
- > Damage caused by carelessness on the user's part during product transportation.
- > Damage caused by unsuitable storage environments (i.e. high temperatures, high humidity, or volatile chemicals).
- > Damage from improper repair by unauthorized ART technicians.
- > Products with altered and/or damaged serial numbers are not entitled to our service.
- 4. Customers are responsible for shipping costs to transport damaged products to our company or sales office.
- 5. To ensure the speed and quality of product repair, please download an RMA application form from our company website.

Products Rapid Installation and Self-check

Rapid Installation

Product-driven procedure is the operating system adaptive installation mode. After inserting the disc, you can select the appropriate board type on the pop-up interface, click the button [driver installation] or select CD-ROM drive in Resource Explorer, locate the product catalog and enter into the APP folder, and implement Setup.exe file. After the installation, pop-up CD-ROM, shut off your computer, insert the PCI card. If it is a USB product, it can be directly inserted into the device. When the system prompts that it finds a new hardware, you do not specify a drive path, the operating system can automatically look up it from the system directory, and then you can complete the installation.

Self-check

At this moment, there should be installation information of the installed device in the Device Manager (when the device does not work, you can check this item.). Open "Start -> Programs -> ART Demonstration Monitoring and Control System -> Corresponding Board -> Advanced Testing Presentation System", the program is a standard testing procedure. Based on the specification of Pin definition, connect the signal acquisition data and test whether AD is normal or not. Connect the input pins to the corresponding output pins and use the testing procedure to test whether the switch is normal or not.

Delete Wrong Installation

When you select the wrong drive, or viruses lead to driver error, you can carry out the following operations: In Resource Explorer, open CD-ROM drive, run Others-> SUPPORT-> PCI.bat procedures, and delete the hardware information that relevant to our boards, and then carry out the process of section I all over again, we can complete the new installation.